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INTRODUCTION
The phase-locked loop (PLL) is an electric circuit extensively used in various applications in computer architectures and telecommunications (see, e.g. Kroupa (2003) ; Bianchi (2005) ; Gardner (2005) ; Best (2007) ; Shakhtarin et al. (2009) ). A PLL is essentially a nonlinear control system, which allows one to tune frequency (phase) of the controlled oscillator to the frequency (phase) of the reference oscillation (reference signal). One of the main characteristics of PLL is the lock-in range (Gardner, 1966; Best, 2007) : the range of frequencies of the reference signal for which fast synchronization without cycle sipping is guaranteed.
In this work for a classic PLL with square waveform signals and lead-lag filter for all possible parameters the lock-in range is computed and corresponding diagrams are given. The computed lock-in range is compared with estimates in (Best, 2007) .
MATHEMATICAL MODEL OF PLL WITH LEAD-LAG FILTER
Consider signal's phase space model of classic PLL circuit (see Fig. 1 ). Here the phase detector (PD) is a nonlinear block and the phases θ 1,2 (t) of the input (reference) and VCO signals are PD block inputs and the output is a function ϕ(θ e (t)) = ϕ(θ 1 (t) − θ 2 (t)) named a phase detector characteristic, where
named the phase error. Consider triangular PD characteristic (see Fig. 2 
x(0) Fig. 1 . PLL-based circuit in a signal's phase space.
This characteristic appears for the case of classical multiplier/mixer and impulse signal waveforms of VCO and reference. For exclusive-or (EXOR) the phase detector characteristic is also triangular. The output of the PD is connected to the input of the passive lead-lag filter with the transfer function
where 0 < τ 2 < τ 1 . Loop filter dynamics can be described by the following differential equationṡ (Gardner, 1966; Best, 2007) : the range of frequencies of the reference signal for which fast synchronization without cycle sipping is guaranteed.
where 0 < τ 2 < τ 1 . Loop filter dynamics can be described by the following differential equationṡ
v e (θ e (t)).
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where 0 < τ 2 < τ 1 . Loop filter dynamics can be described by the following differential equationṡ The output of the filter g(t) adjusts the frequency of the VCO to the frequency of the input signal: is called free-running frequency (i.e. for g(t) ≡ 0) and K V is the VCO gain. Nonlinear VCO models can be studied similarly (see, e.g. Margaris (2004); Suarez (2009) ).
The frequency of the input signal (reference frequency) is usually assumed to be constant:
(6) The difference between the reference frequency and the VCO free-running frequency is denoted as ω 
Combining (4) -(6), one obtains the following equations:
System (8) is periodic in θ e , therefore the analysis is restricted to the range θ e ∈ [−π, π). The equilibria of (8) are denoted by (x eq , θ eq ):
Stable equilibria correspond to the locked states of the loop. Since PD characteristic (2) is an odd function (ϕ(−θ e ) = −ϕ(θ e )), system is not changed by the transformation ω 
LOCK-IN RANGE DEFINITION
The concepts of lock-in frequency and lock-in range were intended to describe the set of frequency deviations for which the loop can acquire lock within one beat without cycle slipping. Next we use the definitions of the cycle slipping and lock-in range from Leonov et al., 2015) . If
we say that cycle slipping occurs. The lock-in range may be define as follows: if the model is in an equilibrium state, then after an abrupt change of ω ref within a lock-in range |ω free e | < ω lock−in , the model locks without cycle slipping. Here ω lock−in is called lock-in frequency.
Thus, the lock-in domain (i.e. a domain of the model states, where fast acquisition without cycle slipping is possible) contains both symmetric locked states (i.e. stable equilibrium points for the positive and negative value of the difference between the reference frequency and the VCO free-running frequency).
Lock-in range computation
System (8) depends on 5 parameters:
Introduce parameter τ = t K V K D /τ 1 and reduce (8) to the following equation Taking into account that equilibria are proportional to the frequency deviation and using the symmetry x eq (ω l ), θ eq (ω l ) = − x eq (−ω l ), θ eq (−ω l ) , one can effectively determine the lock-in range. We have to increase the frequency deviation |ω free e | step by step and at each step, after the loop achieves a locked state, to change ω free e = ω abruptly to ω free e = − ω and to check if the loop can achieve a new locked state without cycle slipping. If so, then the considered value belongs to the lock-in range.
Consider example in Fig. 3 . Here filter parameters τ 1 = 0.02, τ 2 = 0.008 correspond to a curve Fig. 4 . Lock-in range for considered the case is estimated in (Best (2007) ) for the case of small τ2 τ1 and large loop gain K D K V :
). 
